

PIC16CE62X

OTP 8-Bit CMOS MCU with EEPROM Data Memory

Devices included in this data sheet:

- PIC16CE623
- PIC16CE624
- PIC16CE625

High Performance RISC CPU:

- · Only 35 instructions to learn
- All single-cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle

Device	Program Memory	RAM Data Memory	EEPROM Data Memory
PIC16CE623	512x14	96x8	128x8
PIC16CE624	1Kx14	96x8	128x8
PIC16CE625	2Kx14	128x8	128x8

- · Interrupt capability
- 16 special function hardware registers
- · 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes


Peripheral Features:

- 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- · Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™) (via two pins)
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation

Pin Diagrams



Special Microcontroller Features (cont'd)

- 1,000,000 erase/write cycle EEPROM data memory
- EEPROM data retention > 40 years
- Programmable code protection
- Power saving SLEEP mode
- · Selectable oscillator options
- · Four user programmable ID locations

CMOS Technology:

- Low-power, high-speed CMOS EPROM/EEPROM technology
- · Fully static design
- · Wide operating voltage range
 - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

PIC16CE62X

Table of Contents

1.0	General Description	3
2.0	PIC16CE62X Device Varieties	5
3.0	Architectural Overview	
4.0	Memory Organization	. 11
5.0	I/O Ports	. 23
6.0	EEPROM Peripheral Operation	. 29
7.0	Timer0 Module	
8.0	Comparator Module	. 41
9.0	Voltage Reference Module	. 47
	Special Features of the CPU	. 49
11.0	Instruction Set Summary Development Support	. 65
12.0	Development Support	. 77
13.0	Electrical Specifications	. 83
14.0	Packaging Information	. 99
Apper	ndix A: Code for Accessing EEPROM Data Memory	105
Index		107
PIC16	CE62X Product Identification System	109

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- · E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC16CE62X are 18 and 20 Pin EPROM-based members of the versatile PICmicro[™] family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with EEPROM data memory.

All PICmicro™ microcontrollers employ an advanced RISC architecture. The PIC16CE62X have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CE62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16CE623 and PIC16CE624 have 96 bytes of RAM. The PIC16CE625 has 128 bytes of RAM. Each microcontroller contains a 128x8 EEPROM memory array for storing non-volatile information such as calibration data or security codes. This memory has an endurance of 1,000,000 erase/write cycles and a retention of 40 plus years.

Each device has 13 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16CE62X adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc).

PIC16CE62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power savings. The user can wake up the chip from SLEEP through several external and internal interrupts and reset.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock- up.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

Table 1-1 shows the features of the PIC16CE62X mid-range microcontroller families.

A simplified block diagram of the PIC16CE62X is shown in Figure 3-1.

The PIC16CE62X series fit perfectly in applications ranging from multi-pocket battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use and I/O flexibility make the PIC16CE62X very versatile.

1.1 <u>Development Support</u>

The PIC16CE62X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

TABLE 1-1: PIC16CE62X FAMILY OF DEVICES

		PIC16CE623	PIC16CE624	PIC16CE625
Clock	Maximum Frequency of Operation (MHz)	20	20	20
Memory	EPROM Program Memory (x14 words)	512	1K	2K
	Data Memory (bytes)	96	96	128
	EEPROM Data Memory (bytes)	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0
Peripherals	Comparators(s)	2	2	2
	Internal Reference Voltage	Yes	Yes	Yes
	Interrupt Sources	4	4	4
	I/O Pins	13	13	13
	Voltage Range (Volts)	2.5-5.5	2.5-5.5	2.5-5.5
Features	Brown-out Reset	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PICmicro™ Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16CE62X Family devices use serial programming with clock pin RB6 and data pin RB7.

2.0 PIC16CE62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in the PIC16CE62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® and PRO MATE® programmers both support programming of the PIC16CE62X.

2.2 <u>One-Time-Programmable (OTP)</u> Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turn-Programming (QTP) <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turn-Programming</u> (SQTPSM) <u>Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

PIC16CE62X

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CE62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CE62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single-cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM) and non-volatile memory (EEPROM) for each PIC16CE62X device.

Device	Program Memory	RAM Data Memory	EEPROM Data Memory	
PIC16CE623	512x14	96x8	128x8	
PIC16CE624	1Kx14	96x8	128x8	
PIC16CE625	2Kx14	128x8	128x8	

The PIC16CE62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CE62X have an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CE62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16CE62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bit wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a $\overline{\text{Borrow}}$ and $\overline{\text{Digit}}$ $\overline{\text{Borrow}}$ out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

FIGURE 3-1: BLOCK DIAGRAM




TABLE 3-1: PIC16CE62X PINOUT DESCRIPTION

Name	DIP/ SOIC Pin #	SSOP Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	I	ST/CMOS	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	17	19	I/O	ST	Analog comparator input
RA1/AN1	18	20	I/O	ST	Analog comparator input
RA2/AN2/VREF	1	1	I/O	ST	Analog comparator input or VREF output
RA3/AN3	2	2	I/O	ST	Analog comparator input /output
RA4/T0CKI	3	3	I/O	ST	Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	Interrupt on change pin.
RB5	11	12	I/O	TTL	Interrupt on change pin.
RB6	12	13	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	13	14	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming data.
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.
VDD	14	15,16	Р	_	Positive supply for logic and I/O pins.

Legend:

O = output

I/O = input/output

P = power

— = Not used

I = Input

ST = Schmitt Trigger input

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

Note 2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION

4.1 **Program Memory Organization**

The PIC16CE62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16CE623, 1K x 14 (0000h - 03FFh) for the PIC16CE624 and 2K x 14 (0000h - 07FFh) for the PIC16CE625 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16CE623) or 1K x 14 space (PIC16CE624) or 2K x 14 space (PIC16CE625). The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

FIGURE 4-1: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC16CE623




FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE624





FIGURE 4-3: PROGRAM MEMORY MAP AND STACK FOR THE PIC16CE625



4.2 Data Memory Organization

The data memory (Figure 4-4 and Figure 4-5) is partitioned into two Banks which contain the general purpose registers and the special function registers. Bank 0 is selected when the RP0 bit is cleared. Bank 1 is selected when the RP0 bit (STATUS <5>) is set. The Special Function Registers are located in the first 32 locations of each Bank. Register locations 20-7Fh (Bank0) on the PIC16CE623/624 and 20-7Fh (Bank0) and A0-BFh (Bank1) on the PIC16CE625 are general purpose registers implemented as static RAM. Some special purpose registers are mapped in Bank 1. In all three microcontrollers, address space F0h-FFh (Bank1) is mapped to 70-7Fh (Bank0) as common RAM.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 96 x 8 in the PIC16CE623/624 and 128 x 8 in the PIC16CE625. Each is accessed either directly or indirectly through the File Select Register FSR (Section 4.4).

FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16CE623/624

		1000023/024						
File Address			File Address					
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h					
01h	TMR0	OPTION	81h					
02h	PCL	PCL	82h					
03h	STATUS	STATUS	83h					
04h	FSR	FSR	84h					
05h	PORTA	TRISA	85h					
06h	PORTB	TRISB	86h					
07h			87h					
08h			88h					
09h			89h					
0Ah	PCLATH	PCLATH	8Ah					
0Bh	INTCON	INTCON	8Bh					
0Ch	PIR1	PIE1	8Ch					
0Dh			8Dh					
0Eh		PCON	8Eh					
0Fh			8Fh					
10h		EEINTF	90h					
11h			91h					
12h			92h					
13h			93h					
14h			94h					
15h			95h					
16h			96h					
17h			97h					
18h			98h					
19h			99h					
1Ah			9Ah					
1Bh			9Bh					
1Ch			9Ch					
1Dh			9Dh					
1Eh			9Eh					
1Fh	CMCON	VRCON	9Fh					
20h			A0h					
			7.011					
	General							
	Purpose Register							
	Rogistei							
			EFh					
		Accesses	F0h					
		70h-7Fh	1 011					
7Fh			FFh					
	Bank 0	Bank 1	- 1 1 11					
Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.								

FIGURE 4-5: DATA MEMORY MAP FOR THE PIC16CE625

	11111110	1001023						
File Address			File Address					
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h					
01h	TMR0	OPTION	81h					
02h	PCL	PCL	82h					
03h	STATUS	STATUS	83h					
04h	FSR	FSR	84h					
05h	PORTA	TRISA	85h					
06h	PORTB	TRISB	86h					
07h	TORTE	TRIOD	87h					
0711 08h			88h					
09h			89h					
0Ah	PCLATH	PCLATH	8Ah					
0An 0Bh	INTCON	INTCON	- 8Bh					
0Ch		PIE1	_					
	PIR1	PIET	8Ch					
0Dh		BOOM	8Dh					
0Eh		PCON	8Eh					
0Fh			8Fh					
10h		EEINTF	90h					
11h			91h					
12h			92h					
13h			93h					
14h			94h					
15h			95h					
16h			96h					
17h			97h					
18h			98h					
19h			99h					
1Ah			9Ah					
1Bh			9Bh					
1Ch			9Ch					
1Dh			9Dh					
1Eh			9Eh					
1Fh	CMCON	VRCON	9Fh					
20h			A0h					
	General	General	7.011					
	Purpose Register	Purpose Register						
	Negistei	register	BFh					
			C0h					
		Accesses	F0h					
		Accesses 70h-7Fh	• • • •					
		7011-7511	<u></u> .					
7Fh [[]	Bank 0	Bank 1	ا FFh					
Bank 0 Bank 1 Unimplemented data memory locations, read as '0'. Note 1: Not a physical register.								

4.2.2 SPECIAL FUNCTION REGISTERS

The special function registers are registers used by the CPU and Peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM.

The special registers can be classified into two sets (core and peripheral). The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16CE62X

Bank 0	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other resets ⁽¹⁾
March Total Tota	Bank 0											
PCL	00h	INDF		g this locat	xxxx xxxx	xxxx xxxx						
STATUS IRP(**) RP1(**) RP10 TO PD Z DC C 0001 1xxx 0000 quuu	01h	TMR0	Timer0 M	odule's Reg	gister						xxxx xxxx	uuuu uuuu
Odh	02h	PCL	Program (Counter's (F	PC) Least S	Significant B	yte				0000 0000	0000 0000
OBTA	03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
06h PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 XXXXX XUUUU UUUU 07h Unimplemented ————————————————————————————————————	04h	FSR	Indirect da	ata memory	/ address p	ointer				Į.	xxxx xxxx	uuuu uuuu
Orange	05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
08h Unimplemented Unimplemented Image: Control of the control of t	06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
OPTION REPU INTEDION STATUS REP REP	07h	Unimplemented				1					_	_
OAh PCLATH — — Write buffer for upper 5 bits of gram counter. 0 0000 0000 0000 0000 0000 0000 000	08h	Unimplemented									-	-
NITCON GIE PEIE TOIE INTE RBIE TOIF INTE RBIF 0000	09h	Unimplemented									-	_
OCh PIR1 — CMIF —	0Ah	PCLATH	_	_	_	Write buff	er for upper	5 bits of pr	ogram cou	nter	0 0000	0 0000
Obh-1Eh Unimplemented	0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
The color Canal	0Ch	PIR1	_	CMIF	_	_	_	_	_	_	-0	-0
Bank 1 NDF	0Dh-1Eh	Unimplemented									_	_
NDF Addressite Section Secti	1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
State Stat	Bank 1					!		!				
82h PCL Program Counter's (PC) Least Significant Byte 0000	80h	INDF	1	, , , ,								xxxx xxxx
STATUS	81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
84h FSR Indirect data memory address pointer xxxx xxxx uuuu uuuu 85h TRISA — — TRISA4 TRISA3 TRISA1 TRISA0 1 1111 1 1111 86h TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 <	82h	PCL	Program (Counter's (F	C) Least S	Significant B	yte				0000 0000	0000 0000
Section Sect	83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
86h TRISB TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111<	84h	FSR	Indirect da	ata memory	address p	ointer					xxxx xxxx	uuuu uuuu
87h Unimplemented —	85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111
See	86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
89h Unimplemented 8Ah PCLATH — — Write buffer for upper 5 bits of program counter 0 0000 0 0000 8Bh INTCON GIE PEIE TOIE INTE RBIE TOIF INTF RBIF 0000 000x 00000 000u 8Ch PIE1 — CMIE — — — —	87h	Unimplemented		•							_	_
8Ah PCLATH — — Write buffer for upper 5 bits of program counter 0 0000 0 0000 8Bh INTCON GIE PEIE TOIE INTE RBIE TOIF INTF RBIF 0000 000x 0000 000u 8Ch PIE1 — CMIE — — — — -0 -0 -0 8Dh Unimplemented — — — POR BOR 0x uq 8Fh-9Eh Unimplemented — — — POR BOR 111 111 90h EEINTF — — — — EESCL EESDA EEVDD 111 111	88h	Unimplemented									_	-
8Bh INTCON GIE PEIE TOIE INTE RBIE TOIF INTF RBIF 0000 000x 0000 000u 8Ch PIE1 — CMIE —	89h	Unimplemented									_	-
8Ch PIE1 — CMIE —	8Ah	PCLATH	_	_	_	Write buff	er for upper	5 bits of pr	ogram cou	nter	0 0000	0 0000
8Dh Unimplemented	8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Eh PCON — — — — POR BOR 0x	8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
8Fh-9Eh Unimplemented —	8Dh	Unimplemented									-	-
90h EEINTF — — — EESCL EESDA EEVDD111111	8Eh	PCON	_	_	_	_	_	_	POR	BOR	0x	uq
	8Fh-9Eh	Unimplemented									_	-
9Fh VRCON VREN VROE VRR — VR3 VR2 VR1 VR0 000-0000 000-0000	90h	EEINTF	_	_	_	_	_	EESCL	EESDA	EEVDD	111	111
	9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non power-up) resets include MCLR reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

Note 2: IRP & RPI bits are reserved, always maintain these bits clear.

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 4-6, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the status register as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only ${\tt BCF}$, ${\tt BSF}$, ${\tt SWAPF}$ and ${\tt MOVWF}$ instructions are used to alter the STATUS register because these instructions do not affect any status bit. For other instructions, not affecting any status bits, see the "Instruction Set Summary".

Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16CE62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.

Note 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 4-6: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit		
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset -x = Unknown at POR reset		
bit 7:	IRP: The II	RP bit is r	eserved o	n the PIC1	6CE62X, a	ways main	ntain this bit	clear.		
bit 6:5										
bit 4:	TO : Time-of 1 = After p 0 = A WD7	ower-up,		struction, o	or SLEEP ins	struction				
bit 3:	PD : Power 1 = After p 0 = By exe	ower-up o	or by the C							
bit 2:		sult of an		•	peration is z peration is r					
bit 1:										
bit 0:	1 = A carry 0 = No car Note: For I	y-out from rry-out from borrow the perand. Fo	the most m the mos e polarity i	significant t significa s reversed		esult occur result occu ion is exec	red irred uted by add	ling the two's complement of the either the high or low order bit of		

4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1).

FIGURE 4-7: OPTION REGISTER (ADDRESS 81H)

	-7: OP		.CISTEI	יוסטונו	-SS 81H)					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU bit7	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0 bit0	R = Readable bit W = Writable bit - n = Value at POR reset		
bit 7:	RBPU : PC 1 = PORTI 0 = PORTI	3 pull-ups	are disa	bled	ividual port	latch value	es			
bit 6:	INTEDG: I 1 = Interru 0 = Interru	pt on risir	ng edge o	f RB0/INT						
bit 5:	T0CS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)									
bit 4:		ent on hi	gh-to-low	transition	on RA4/T00 on RA4/T00					
bit 3:	PSA : Pres 1 = Presca 0 = Presca	ıler is ass	igned to t	he WDT	module					
bit 2-0:	PS2:PS0:	Prescaler	Rate Se	lect bits						
	Bit Value	TMR0 R	ate WD	T Rate						
	000 001 010 011 100	1:2 1:4 1:8 1:16 1:32	1 1 1	: 1 : 2 : 4 : 8 : 16						

4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-8: INTCON REGISTER (ADDRESS 0BH OR 8BH)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	
GIE bit7	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset -x = Unknown at POR reset
bit 7:	GIE: Glob 1 = Enabl 0 = Disab	es all un-r	nasked in					
bit 6:	PEIE: Per 1 = Enabl 0 = Disab	es all un-r	nasked p	eripheral ii	nterrupts			
bit 5:	T0IE : TMI 1 = Enabl 0 = Disab	es the TM	R0 interru	ıpt	bit			
bit 4:	INTE: RB 1 = Enabl 0 = Disab	es the RB	0/INT ext	ernal inter	rupt			
bit 3:	RBIE: RB 1 = Enabl 0 = Disab	es the RB	port chai	nge interru	ıpt			
bit 2:	TOIF : TMF 1 = TMRC 0 = TMRC	register h	nas overfl	owed (mus	st be cleare	d in softwa	re)	
bit 1:	INTF : RB 1 = The R 0 = The R	B0/INT ex	cternal int	errupt occ	urred (must	be cleared	d in softwar	re)
bit 0:		at least o	ne of the	RB7:RB4			nust be clea	ared in software)

Note:

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bit for the comparator interrupt.

FIGURE 4-9: PIE1 REGISTER (ADDRESS 8CH)

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	CMIE	_	_	_	_	_	_	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								n = Value at POR reset
bit 7:	Unimpler	nented: R	Read as '0	'				
bit 6:	CMIE: Co	mparator	Interrupt E	Enable bit				
	1 = Enabl	es the Co	mparator	interrupt				

bit 5-0: Unimplemented: Read as '0'

4.2.2.5 PIR1 REGISTER

This register contains the individual flag bit for the comparator interrupt.

0 = Disables the Comparator interrupt

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 4-10: PIR1 REGISTER (ADDRESS 0CH)


U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	CMIF	_	_	_	_	_	_	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	Unimplen	nented: F	Read as '0	'				
bit 6:	CMIF : Comp 1 = Comp 0 = Comp	arator inp	ut has cha	anged				
hit 5-0.	Unimplen	nented: R	Read as '0	1				

4.2.2.6 PCON REGISTER

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR reset, WDT reset or a Brown-out Reset.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is cleared, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming BOREN bit in the Configuration word).


FIGURE 4-11: PCON REGISTER (ADDRESS 8Eh)



4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-12 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-12: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC16CE62X family has an 8 level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-13. However, IRP is not used in the PIC16CE62X.


A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

;initialize pointer movlw 0x20movwf FSR ;to RAM NEXT INDF ;clear INDF register clrf incf FSR ;inc pointer btfss FSR,4 ;all done? goto NEXT ;no clear next ;yes continue

CONTINUE:

FIGURE 4-13: DIRECT/INDIRECT ADDRESSING PIC16CE62X



PIC16CE62X

NOTES:

5.0 I/O PORTS

The PIC16CE62X parts have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the TOCKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a hi- impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note: On reset, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF PORTA ; Initialize PORTA by setting ;output data latches MOVLW 0X07 ;Turn comparators off and MOVWF CMCON ;enable pins for I/O ;functions BSF STATUS, RPO ; Select Bank1 ; Value used to initialize MOVIW 0x1F ;data direction MOVWF TRISA ;Set RA<4:0> as inputs ;TRISA<7:5> are always ;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN




FIGURE 5-3: BLOCK DIAGRAM OF RA3 PIN




FIGURE 5-4: BLOCK DIAGRAM OF RA4 PIN




TABLE 5-1: PORTA FUNCTIONS

Name	Bit #	Buffer Type	Function
RA0/AN0	bit0	ST	Input/output or comparator input
RA1/AN1	bit1	ST	Input/output or comparator input
RA2/AN2/VREF	bit2	ST	Input/output or comparator input or VREF output
RA3/AN3	bit3	ST	Input/output or comparator input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0 or comparator output. Output is open drain type.

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: — = Unimplemented locations, read as '0'

x = unknownu = unchanged

Note: Shaded bits are not used by PORTA.

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a high impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up (\approx 200 μ A typical). A single control bit can turn on all the pull-ups. This is done by clearing the \overline{RBPU} (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB7:RB4 PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552 in the Microchip *Embedded Control Handbook.*)

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-6: BLOCK DIAGRAM OF RB3:RB0 PINS




TABLE 5-3: PORTB FUNCTIONS

Name	Bit #	Buffer Type	Function					
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output or external interrupt input. Internal software programmable weak pull-up.					
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.					
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.					
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.					
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.					
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.					
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock pin.					
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data pin.					

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt. Note 2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Note: Shaded bits are not used by PORTB.

u = unchanged

x = unknown

5.3 **I/O Programming Considerations**

5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bidirectional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read modify write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential read-modify-write instructions (ex., ${\tt BCF}\,,~{\tt BSF},$ etc.) on an I/O port

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT settings: PORTB<7:4> Inputs
                          PORTB<3:0> Outputs
; PORTB<7:6> have external pull-up and are not
; connected to other circuitry
                          PORT latch PORT pins
    BCF PORTB. 7
                         ; 01pp pppp
                                     11pp pppp
    BCF PORTB, 6
                         ; 10pp pppp
                                      11pp pppp
    BSF STATUS, RP0
    BCF TRISB, 7
                         ; 10pp pppp
                                      11pp pppp
    BCF TRISB. 6
                         ; 10pp pppp
                                      10pp pppp
; Note that the user may have expected the pin
; values to be 00pp pppp. The 2nd BCF caused
; RB7 to be latched as the pin value (High).
```

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-7). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with an NOP or another instruction not accessing this I/O port.





6.0 EEPROM PERIPHERAL OPERATION

The PIC16CE623/624/625 each have 128 bytes of EEPROM data memory. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit1 and bit2, respectively, of the EEINTF register (SFR 90h). In addition, the power to the EEPROM can be controlled using bit0 (EEVDD) of the EEINTF register. For most applications, all that is required is calls to the following functions:

```
; Byte_Write: Byte write routine
       Inputs: EEPROM Address
                                 EEADDR
              EEPROM Data
                                 EEDATA
       Outputs: Return 01 in W if OK, else
                 return 00 in W
; Read_Current: Read EEPROM at address
currently held by EE device.
       Inputs: NONE
                 EEPROM Data EEDATA
       Outputs:
                  Return 01 in W if OK, else
                  return 00 in W
; Read_Random: Read EEPROM byte at supplied
; address
       Inputs: EEPROM Address
       Outputs:
                  EEPROM Data
                                EEDATA
                  Return 01 in W if OK,
                  else return 00 in W
```

The code for these functions is available on our web site (www.microchip.com). The code will be accessed by either including the source code FL62XINC.ASM or by linking FLASH62X.ASM. FLASH62.IMC provides external definition to the calling program.

6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the memory.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

6.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer to and from the memory.

6.0.3 EEINTF REGISTER

The EEINTF register (SFR 90h) controls the access to the EEPROM. Figure 6-1 details the function of each bit. User code must generate the clock and data signals.

FIGURE 6-1: EEINTF REGISTER (ADDRESS 90h)

U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 EEVDD **EESCL EESDA** = Readable bit W = Writable bit bit7 bit0 = Unimplemented bit. read as '0' n = Value at POR reset bit 7-3: Unimplemented: Read as '0' **EESCL**: Clock line to the EEPROM bit 2: 1 = Clock high 0 = Clock low**EESDA**: Data line to EEPROM bit 1: 1 = Data line is high (pin is tri-stated, line is pulled high by a pull-up resistor) 0 = Data line is low **EEVDD**: VDD control bit for EEPROM bit 0: 1 = VDD is turned on to EEPROM 0 = VDD is turned off to EEPROM (all pins are tri-stated and the EEPROM is powered down) EESDA, EESCL and EEVDD will read '0' if EEVDD is turned off Note:

6.1 BUS CHARACTERISTICS

In this section, the term "processor" refers to the portion of the PIC16CE62X that interfaces to the EEPROM through software manipulating the EEINTF register. The following **bus protocol** is to be used with the EEPROM data memory.

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted by the EEPROM as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 6-2).

6.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

6.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

6.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

6.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the processor and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first-in, first-out fashion.

6.1.5 ACKNOWLEDGE

The EEPROM will generate an acknowledge after the reception of each byte. The processor must generate an extra clock pulse which is associated with this acknowledge bit.

Note: Acknowledge bits are not generated if an internal programming cycle is in progress.

When the EEPROM acknowledges, it pulls down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. The processor must signal an end of data to the EEPROM by not generating an acknowledge bit on the last byte that has been clocked out of the EEPROM. In this case, the EEPROM must leave the data line HIGH to enable the processor to generate the STOP condition (Figure 6-3).

FIGURE 6-2: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 6-3: ACKNOWLEDGE TIMING




6.2 <u>Device Addressing</u>

After generating a START condition, the processor transmits a control byte consisting of a EEPROM address and a Read/Write bit that indicates what type of operation is to be performed. The EEPROM address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one a read operation is selected, and when set to a zero a write operation is selected. (Figure 6-4). The bus is monitored for its corresponding EEPROM address all the time. It generates an acknowledge bit if the EEPROM address was true and it is not in a programming mode.

FIGURE 6-4: CONTROL BYTE FORMAT



6.3 WRITE OPERATIONS

6.3.1 BYTE WRITE

Following the start signal from the processor, the device code (4 bits), the don't care bits (3 bits), and the R/W bit which is a logic low is placed onto the bus by the processor. This indicates to the EEPROM that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the processor is the word address and will be written into the address pointer of the EEPROM. After receiving another acknowledge signal from the EEPROM the processor will transmit the data word to be written into the addressed memory location. The EEPROM acknowledges again and the processor generates a stop condition. This initiates the internal write cycle, and during this time the EEPROM will not generate acknowledge signals (Figure 6-6).

6.3.2 PAGE WRITE

The write control byte, word address and the first data byte are transmitted to the EEPROM in the same way as in a byte write. But instead of generating a stop condition the processor transmits up to eight data bytes to the EEPROM which are temporarily stored in the onchip page buffer and will be written into the memory after the processor has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the processor should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin (Figure 6-7).

6.4 ACKNOWLEDGE POLLING

Since the EEPROM will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the processor, the EEPROM initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the processor sending a start condition followed by the control byte for a write command (R/ \overline{W} = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the processor can then proceed with the next read or write command. See Figure 6-5 for flow diagram.

FIGURE 6-5: ACKNOWLEDGE POLLING FLOW




FIGURE 6-6: BYTE WRITE





FIGURE 6-7: PAGE WRITE



6.5 READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the EEPROM address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

6.6 Current Address Read

The EEPROM contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the EEPROM address with R/\overline{W} bit set to one, the EEPROM issues an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-8).

6.7 Random Read

Random read operations allow the processor to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the EEPROM as part of a write operation. After the word address is sent, the processor generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the processor issues the control byte again but with the R/W bit set to a one. The EEPROM will then issue an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-9).

6.8 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the EEPROM transmits the first data byte, the processor issues an acknowledge as opposed to a stop condition in a random read. This directs the EEPROM to transmit the next sequentially addressed 8-bit word (Figure 6-10).

To provide sequential reads the EEPROM contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

6.9 Noise Protection

The EEPROM employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter circuits which suppress noise spikes to assure proper device operation even on a noisy bus.

FIGURE 6-8: CURRENT ADDRESS READ




FIGURE 6-9: RANDOM READ





FIGURE 6-10: SEQUENTIAL READ



7.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- · 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to TMR0.

Counter mode is selected by setting the ToCS bit. In this mode Timer0 will increment either on every rising or falling edge of pin RA4/ToCKI. The incrementing edge is determined by the source edge (ToSE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is shared between the Timer0 module and the WatchdogTimer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

7.1 TIMER0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.

FIGURE 7-1: TIMERO BLOCK DIAGRAM




FIGURE 7-2: TIMER0 (TMR0) TIMING: INTERNAL CLOCK/NO PRESCALER




FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2





FIGURE 7-4: TIMERO INTERRUPT TIMING



7.2 <u>Using Timer0 with External Clock</u>

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.





- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc). Therefore, the error in measuring the interval between two edges on Timer0 input = ± 4 Tosc max.
 - 2: External clock if no prescaler selected, Prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.


7.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

1.BCF STATUS, RPO ; Skip if already in ; Bank 0 2.CLRWDT ;Clear WDT TMR0 ;Clear TMR0 & Prescaler STATUS, RP0 ;Bank 1 3.CLRF TMR0 4.BSF 5.MOVLW '00101111'b ; These 3 lines (5, 6, 7) 6.MOVWF OPTION ; are required only if ; desired PS<2:0> are 7.CLRWDT ; 000 or 001 8.MOVLW '00101xxx'b ;Set Postscaler to 9.MOVWF OPTION ; desired WDT rate 10.BCF STATUS, RPO ; Return to Bank 0

To change prescaler from the WDT to the TMR0 module use the sequence shown in Example 7-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

BSF STATUS, RP0

MOVLW b'xxxx0xxx' ;Select TMR0, new

;prescale value and
;clock source

MOVWF OPTION_REG BCF STATUS, RP0

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
01h	TMR0	Timer0	imer0 module register							xxxx xxxx	uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: — = Unimplemented locations, read as '0'.

Note: Shaded bits are not used by TMR0 module.

x = unknown u = unchanged

PIC16CE62X

NOTES:

8.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The on-chip Voltage Reference (Section 9.0) can also be an input to the comparators.

The CMCON register, shown in Figure 8-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 8-2.

FIGURE 8-1: CMCON REGISTER (ADDRESS 1Fh)

R-0	R-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2OUT	C10UT			CIS	CM2	CM1	CM0	R = Readable bit		
oit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset		
bit 7:	1 = C2 VIN+	20UT: Comparator 2 output = C2 VIN+ > C2 VIN- = C2 VIN+ < C2 VIN-								
bit 6:	1 = C1 VIN+	C1OUT: Comparator 1 output 1 = C1 VIN+ > C1 VIN- 0 = C1 VIN+ < C1 VIN-								
bit 5-4:	Unimpleme	Unimplemented: Read as '0'								
bit 3:	CIS: Comparator Input Switch When CM<2:0>:= 001: 1 = C1 VIN- connects to RA3 0 = C1 VIN- connects to RA0 When CM<2:0> = 010: 1 = C1 VIN- connects to RA3 C2 VIN- connects to RA2 0 = C1 VIN- connects to RA0 C2 VIN- connects to RA0 C2 VIN- connects to RA1									
bit 2-0:	CM<2:0> : C Figure 8-2.	ompara	itor mod	е						

8.1 Comparator Configuration


There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 8-2 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the comparator mode is

changed, the comparator output level may not be valid for the specified mode change delay shown in Table 13-2.

Note:

Comparator interrupts should be disabled during a comparator mode change otherwise a false interrupt may occur.

FIGURE 8-2: COMPARATOR I/O OPERATING MODES



The code example in Example 8-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 8-1: INITIALIZING COMPARATOR MODULE

FLAG_REG	EQU	0X20
CLRF	FLAG_REG	;Init flag register
CLRF	PORTA	;Init PORTA
MOVF	CMCON,W	;Move comparator contents to W
ANDLW	0xC0	;Mask comparator bits
IORWF	FLAG_REG,F	Store bits in flag register
MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read `0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY 10	;10µs delay
MOVF	CMCON, F	; Read CMCON to end change condition
BCF	PIR1,CMIF	Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable


8.2 <u>Comparator Operation</u>

A single comparator is shown in Figure 8-3 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-3 represent the uncertainty due to input offsets and response time.

8.3 <u>Comparator Reference</u>

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at VIN— is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 8-3).

FIGURE 8-3: SINGLE COMPARATOR



8.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD, and can be applied to either pin of the comparator(s).

8.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 13, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 8-2). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

8.4 **Comparator Response Time**

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is guaranteed to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 13-2).

8.5 **Comparator Outputs**

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 8-4 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.




FIGURE 8-4: **COMPARATOR OUTPUT BLOCK DIAGRAM**

8.6 <u>Comparator Interrupts</u>

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<6>) interrupt flag may not get set.

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

8.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake up the device from SLEEP mode when enabled. While the comparator is powered-up, higher sleep currents than shown in the power down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering sleep. If the device wakes-up from sleep, the contents of the CMCON register are not affected.


8.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered-down during the reset interval.

8.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-5. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\!\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 8-5: ANALOG INPUT MODEL



PIC16CE62X

TABLE 8-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR	Value on All Other Resets
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	CMIF	_	_	_	_	_	_	-0	-0
8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Note: x = Unknown

- = Unimplemented, read as "0"

u = unchanged

9.0 VOLTAGE REFERENCE MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Figure 9-1. The block diagram is given in Figure 9-2.

9.1 Configuring the Voltage Reference

The Voltage Reference can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 1: $VREF = (VR < 3:0 > /24) \times VDD$


if VRR = 0: VREF = (VDD x 1/4) + (VR < 3:0 > /32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 13-2). Example 9-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

FIGURE 9-1: VRCON REGISTER(ADDRESS 9Fh)

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
VREN	VROE	VrR	_	VR3	VR2	VR1	VR0	R = Readable bit	
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset	
bit 7:	1 = VREF circuit powered on 0 = VREF circuit powered down, no IDD drain								
bit 6:	VROE: VREF Output Enable 1 = VREF is output on RA2 pin 0 = VREF is disconnected from RA2 pin								
bit 5:	1 = Lo	VRR: VREF Range selection 1 = Low Range 0 = High Range							
bit 4:	Unimplemented: Read as '0'								
bit 3-0:	VR<3:0>: VREF value selection $0 \le VR$ [3:0] ≤ 15 when VRR = 1: VREF = (VR<3:0>/ 24) * VDD when VRR = 0: VREF = 1/4 * VDD + (VR<3:0>/ 32) * VDD								

FIGURE 9-2: VOLTAGE REFERENCE BLOCK DIAGRAM



EXAMPLE 9-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;	4 Inputs Muxed
MOVWF	CMCON	;	to 2 comps.
BSF	STATUS, RPO	;	go to Bank 1
MOVLW	0x07	;	RA3-RA0 are
MOVWF	TRISA	;	outputs
MOVLW	0xA6	;	enable VREF
MOVWF	VRCON	;	low range
		;	set VR<3:0>=6
BCF	STATUS, RPO	;	go to Bank 0
CALL	DELAY10	;	10μs delay

9.2 <u>Voltage Reference Accuracy/Error</u>

The full range of Vss to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 9-2) keep VREF from approaching Vss or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The absolute accuracy of the Voltage Reference can be found in Table 13-3.

9.3 Operation During Sleep

When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference should be disabled.

9.4 Effects of a Reset

A device reset disables the Voltage Reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

9.5 Connection Considerations

The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the Voltage Reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 9-3 shows an example buffering technique.

FIGURE 9-3: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 9-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR / BOR	Value On All Other Resets
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Note: -= Unimplemented, read as "0"

10.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC16CE62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. Reset

Power-on Reset (POR)
Power-up Timer (PWRT)
Oscillator Start-Up Timer (OST)
Brown-out Reset (BOR)

- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-circuit serial programming

The PIC16CE62X has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs which provides at least a 72 ms reset. With these three functions on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h-3FFFh), which can be accessed only during programming.

FIGURE 10-1: CONFIGURATION WORD

	(0) (0) (1) (1)								
CP1 CF	$\frac{ P_0(2) }{ P_0(2) } \frac{ P_0(2) }{ P_0(2) $	CO CONFIG Address REGISTER: 2007h							
hit 12 0	CP1:CP0 Pairs: Code protection bit pairs ⁽²⁾								
5-4	Code protection for 2K program memory								
J-4.	11 = Program memory code protection off								
	10 = 0400h-07FFh code protected								
	01 = 0200h-07FFh code protected								
	00 = 0000h-07FFh code protected								
	Code protection for 1K program memory								
	11 = Program memory code protection off								
	10 =Program memory code protection on								
	01 = 0200h-03FFh code protected								
	00 = 0000h-03FFh code protected								
	Code protection for 0.5K program memory								
	11 = Program memory code protection off								
	10 = Program memory code protection off								
	01 = Program memory code protection off 00 = 0000h-01FFh code protected								
	·								
bit 7:	Unimplemented: Read as '1'								
bit 6:	BOREN: Brown-out Reset Enable bit (1)								
	1 = BOR enabled								
	0 = BOR disabled								
bit 3:	PWRTE: Power-up Timer Enable bit (1)								
	1 = PWRT disabled								
	0 = PWRT enabled								
bit 2:	WDTE: Watchdog Timer Enable bit								
J. 2.	1 = WDT enabled								
	0 = WDT disabled								
bit 1-0:	FOSC1:FOSC0: Oscillator Selection bits								
DIL 1-0.	11 = RC oscillator								
	10 = HS oscillator								
	01 = XT oscillator								
	00 = LP oscillator								
Note 1:	Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the va	alue of bit PWRTE. Ensure							
	the Power-up Timer is enabled anytime Brown-out Reset is enabled.								
2:	All of the CP1:CP0 pairs have to be given the same value to enable the code protection sche	me listed.							
1									

10.2 Oscillator Configurations

10.2.1 OSCILLATOR TYPES


The PIC16CE62X can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power CrystalXT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

10.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 10-2). The PIC16CE62X) oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 10-3).

FIGURE 10-2: CRYSTAL OPERATION
(OR CERAMIC RESONATOR)
(HS, XT OR LP OSC
CONFIGURATION)



See Table 10-1 and Table 10-2 for recommended values of C1 and C2.

Note: A series resistor may be required for AT strip cut crystals.

FIGURE 10-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 10-1: CERAMIC RESONATORS, PIC16CE62X

Ranges Tested:							
Mode	Freq	OSC1	OSC2				
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF				
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF				
The	ese values are	for design guidar	nce only. See				

notes at bottom of page.

TABLE 10-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16CE62X

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF

These values are for design guidance only. See notes at bottom of page.

- Recommended values of C1 and C2 are identical to the ranges tested table.
- 2. Higher capacitance increases the stability of oscillator but also increases the start-up time.
- Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification

10.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 10-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 $k\Omega$ resistor provides the negative feedback for stability. The 10 $k\Omega$ potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 10-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 10-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 10-5: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



10.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency. especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 10-6 shows how the R/C combination is connected to the PIC16CE62X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 14.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 14.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).

FIGURE 10-6: RC OSCILLATOR MODE



10.3 Reset

The PIC16CE62X differentiates between various kinds of reset:


- a) Power-on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT reset (normal operation)
- e) WDT wake-up (SLEEP)
- f) Brown-out Reset (BOR)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on reset, MCLR reset, WDT reset and MCLR reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different reset situations as indicated in Table 10-4. These bits are used in software to determine the nature of the reset. See Table 10-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 10-7.

The MCLR reset path has a noise filter to detect and ignore small pulses. See Table 13-6 for pulse width specification.

FIGURE 10-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



10.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

10.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce an internal reset when VDD declines.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

10.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, \overline{PWRTE} can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-Up Time delay will vary from chip to chip and due to VDD, temperature and process variation. See DC parameters for details.

10.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on power-on reset or wake-up from SLEEP.


10.4.4 BROWN-OUT RESET (BOR)

The PIC16CE62X members have on-chip Brown-out Reset circuitry. A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (refer to BVDD parameter D005) for greater than parameter (TBOR) in Table 13-6, the brown-out situation will reset the chip. A reset won't occur if VDD falls below 4.0V for less than parameter (TBOR).

On any reset (Power-on, Brown-out, Watch-dog, etc.) the chip will remain in reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in reset an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-Up Timer will execute a 72 ms reset. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 10-8 shows typical Brown-out situations.





10.4.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in RC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 10-9, Figure 10-10 and Figure 10-11 depict time-out sequences.

Since the time-outs occur from the POR pulse, if \overline{MCLR} is kept low long enough, the time-outs will expire. Then bringing \overline{MCLR} high will begin execution immediately (see Figure 10-10). This is useful for testing purposes or to synchronize more than one PICmicro device operating in parallel.

Table 10-5 shows the reset conditions for some special registers, while Table 10-6 shows the reset conditions for all the registers.

10.4.6 POWER CONTROL (PCON)/STATUS REGISTER

The power control/status register, PCON (address 8Eh) has two bits.

Bit0 is \overline{BOR} (Brown-out). \overline{BOR} is unknown on power-on-reset. It must then be set by the user and checked on subsequent resets to see if $\overline{BOR}=0$ indicating that a brown-out has occurred. The \overline{BOR} status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting BOREN bit = 0 in the Configuration word).

Bit1 is \overline{POR} (Power-on-reset). It is a '0' on power-on-reset and unaffected otherwise. The user must write a '1' to this bit following a power-on-reset. On a subsequent reset if \overline{POR} is '0', it will indicate that a power-on-reset must have occurred (VDD may have gone too low).

TABLE 10-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Powe	er-up	Brown-out Reset	Wake-up	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out Neset	from SLEEP	
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc	
RC	72 ms	_	72 ms	_	

TABLE 10-4: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	
0	Х	1	1	Power-on-reset
0	Х	0	Х	Illegal, TO is set on POR
0	Х	Х	0	Illegal, PD is set on POR
1	0	Х	Х	Brown-out Reset
1	1	0	u	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR reset during normal operation
1	1	1	0	MCLR reset during SLEEP

x = unknown u = unchanged

TABLE 10-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR reset during normal operation	000h	000u uuuu	uu
MCLR reset during SLEEP	000h	0001 0uuu	uu
WDT reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector

(0004h) after execution of PC+1.

TABLE 10-6: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset	MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Reset (1)	Wake up from SLEEP through interrupt Wake up from SLEEP through WDT time-out
W	-	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF	00h	-	-	-
TMR0	01h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	XXXX XXXX	uuuu uuuu	uuuu uuuu
CMCON	1Fh	00 0000	00 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾
PIR1	0Ch	-0	-0	-q ^(2,5)
OPTION	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	-0	-0	-u
PCON	8Eh	0x	uq ^(1,6)	uu
EEINTF	90h	111	111	111
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

 $\label{eq:local_local_local_local} Legend: u = unchanged, x = unknown, -= unimplemented bit, reads as '0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

- 2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
- 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 4: See Table 10-5 for reset value for specific condition.
- 5: If wake-up was due to comparator input changing , then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.
- 6: If reset was due to brown-out, then PCON bit 0 = 0. All other resets will cause bit 0 = u.

FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 10-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 10-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 10-12: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External power-on reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $< 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR}/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 10-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - 2: Internal Brown-out Reset circuitry should be disabled when using this circuit

FIGURE 10-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD X} \frac{R1}{R1 + R2} = 0.7 V$$

- 2: Internal brown-out detection should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

10.5 Interrupts

The PIC16CE62X has 4 sources of interrupt:

- · External interrupt RB0/INT
- TMR0 overflow interrupt
- · PortB change interrupts (pins RB7:RB4)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits interrupt routine as well as sets the GIE bit, which re-enable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.


When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of

the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs (Figure 10-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.

FIGURE 10-15: INTERRUPT LOGIC



10.5.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 10.8 for details on SLEEP and Figure 10-19 for timing of wake-up from SLEEP through RB0/INT interrupt.

10.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 7.0.

10.5.3 PORTB INTERRUPT


An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

10.5.4 COMPARATOR INTERRUPT

See Section 8.6 for complete description of comparator interrupts.

FIGURE 10-16: INT PIN INTERRUPT TIMING



10.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt e.g. W register and STATUS register. This will have to be implemented in software.

Example 10-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x70 in Bank 0 and it must also be defined at 0xF0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 10-1:

- · Stores the W register
- · Stores the STATUS register in Bank 0
- · Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 10-1: SAVING THE STATUS AND W REGISTERS IN RAM

MOLEUM	ti mene	Annual was been been as a second and a
MOVWF	W_TEMP	<pre>;copy W to temp register, ;could be in either bank</pre>
SWAPF	STATUS,W	;swap status to be saved into $\ensuremath{\mathtt{W}}$
BCF	STATUS,RP0	<pre>;change to bank 0 regardless ;of current bank</pre>
MOVWF	STATUS_TEMP	<pre>;save status to bank 0 ;register</pre>
:		
:	(ISR)	
:		
SWAPF	STATUS_TEMP,W	<pre>;swap STATUS_TEMP register ;into W, sets bank to original ;state</pre>
MOVWF	STATUS	;move W into STATUS register
SWAPF	W_TEMP,F	;swap W_TEMP

10.7 Watchdog Timer (WDT)

The watchdog timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 10.1).

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

FIGURE 10-17: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 10-18: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits		BOREN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note: – = Unimplemented location, read as "0"

+ = Reserved for future use

10.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or Vss, with no external circuitry drawing current from the I/O pin and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note: It should be noted that a RESET generated by a WDT time-out does not drive MCLR pin low.

10.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- External reset input on MCLR pin
- Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).


The first event will cause a device reset. The two latter events are considered a continuation of program execution. The $\overline{10}$ and \overline{PD} bits in the STATUS register can be used to determine the cause of device reset. \overline{PD} bit, which is set on power-up is cleared when SLEEP is invoked. $\overline{10}$ bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wakeup from sleep. The sleep instruction is completely executed.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

FIGURE 10-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay does not occur for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

10.9 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

10.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.

10.11 In-Circuit Serial Programming


The PIC16CE62X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specifications (Literature #DS30228).

A typical in-circuit serial programming connection is shown in Figure 10-20.

FIGURE 10-20: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



11.0 INSTRUCTION SET SUMMARY

Each PIC16CE62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CE62X instruction set summary in Table 11-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 11-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 11-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Table 11-1 lists the instructions recognized by the MPASM assembler.

Figure 11-1 shows the three general formats that the instructions can have.

Note: To maintain upward compatibility with future PICmicro™ products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

Oxhl

where h signifies a hexadecimal digit.

FIGURE 11-1: GENERAL FORMAT FOR INSTRUCTIONS

INSTRUCTIONS						
Byte-oriented file reg	ister or	perat	ions	_		
13 8		6		0		
OPCODE	d		f (FILE #)			
d = 0 for destina d = 1 for destina f = 7-bit file regi	tion f	dres	s			
Bit-oriented file regis	ter ope	ratio	ns			
13 1	0 9	7	6	0		
OPCODE	b (BI	T #)	f (FILE #)			
f = 7-bit file regi Literal and control o			5			
13	8	7		0		
OPCODE			k (literal)			
k = 8-bit immed						
13 11 1	0	•		0		
OPCODE		k (literal)			
k = 11-bit imme	diate v	alue				

PIC16CE62X

TABLE 11-2: PIC16CE62X INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode	е	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	0.0	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	, ,	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS		-					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS		1					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z Z	
			1	1					l

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

11.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W				
Syntax:	[label] ADDLW k				
Operands:	$0 \le k \le 255$				
Operation:	$(W) + k \to (W)$				
Status Affected:	C, DC, Z				
Encoding:	11 111x kkkk kkkk				
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.				
Words:	1				
Cycles:	1				
Example	ADDLW 0x15				
	Before Instruction $W = 0x10$ After Instruction $W = 0x25$				

ANDLW	AND Literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	11 1001 kkkk kkkk
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	ANDLW 0x5F
	Before Instruction W = 0xA3 After Instruction W = 0x03

ADDWF	Add W a	nd f			
Syntax:	[label] ADDWF f,d				
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7			
Operation:	(W) + (f)	\rightarrow (dest)			
Status Affected:	C, DC, Z				
Encoding:	00	0111	dfff	ffff	
Description:	Add the co with regist stored in the result is stored	er 'f'. If 'd' ne W regi	is 0 the re ster. If 'd' is	sult is s 1 the	
Words:	1				
Cycles:	1				
Example	ADDWF	FSR,	0		
	Before In	struction	l		
		W =	0x17		
	After Inst	FSR =	0xC2		
		W =	0xD9		

FSR =

0xC2

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) $ ightarrow$ (dest)
Status Affected:	Z
Encoding:	00 0101 dfff ffff
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example	ANDWF FSR, 1
	Before Instruction $W = 0x17$ $FSR = 0xC2$ After Instruction $W = 0x17$ $FSR = 0x02$

PIC16CE62X

BCF	Bit Clear	f		
Syntax:	[label] B	CF f,b)	
Operands:	$0 \le f \le 12$ $0 \le b \le 7$	7		
Operation:	$0 \rightarrow (f < b)$	>)		
Status Affected:	None			
Encoding:	01	00bb	bfff	ffff
Description:	Bit 'b' in re	gister 'f' is	s cleared.	
Words:	1			
Cycles:	1			
Example	BCF	FLAG_	REG, 7	
	After Inst	FLAG_RE	EG = 0xC7 EG = 0x47	

BTFSC	Bit Test, Skip if Clear			
Syntax:	[<i>label</i>] E	BTFSC f,b)	
Operands:	$0 \le f \le 127$ $0 \le b \le 7$			
Operation:	skip if $(f < b >) = 0$			
Status Affected:	None			
Encoding:	01	10bb	bfff	ffff
Description:	instruction If bit 'b' is fetched du execution executed i	register 'f' is n is skipped '0' then the uring the cu is discarded instead, ma instruction.	next instru rrent instru d, and a No	ction ction
Words:	1			
Cycles:	1(2)			
Example	HERE FALSE TRUE	BTFSC GOTO • •	FLAG,1 PROCESS_	_CODE
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE			

BSF	Bit Set f			
Syntax:	[label] B	SF f,b		
Operands:	$0 \le f \le 12$ $0 \le b \le 7$	27		
Operation:	$1 \rightarrow (f < b)$	>)		
Status Affected:	None			
Encoding:	01	01bb	bfff	ffff
Description:	Bit 'b' in re	gister 'f' is	s set.	
Words:	1			
Cycles:	1			
Example	BSF	FLAG_F	REG, 7	
	After Inst	FLAG_RE	EG = 0x0A EG = 0x8A	

BTFSS	Bit Test f, Skip if Set				
Syntax:	[label] BTFSS f,b				
Operands:	$0 \le f \le 127$ $0 \le b < 7$				
Operation:	skip if $(f < b >) = 1$				
Status Affected:	None				
Encoding:	01 11bb bfff ffff				
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • •				
	Before Instruction PC = address HERE				
	After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE				

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$00h \rightarrow (f)$ $1 \rightarrow Z$
Status Affected:	Z
Encoding:	00 0001 1fff ffff
Description:	The contents of register 'f' are cleared and the Z bit is set.
Words:	1
Cycles:	1
Example	CLRF FLAG_REG
	Before Instruction
	FLAG_REG = 0x5A After Instruction
	FLAG REG = 0x00
	Z = 1

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$ \begin{array}{l} (PC)+\ 1\rightarrow TOS, \\ k\rightarrow PC<10:0>, \\ (PCLATH<4:3>)\rightarrow PC<12:11> \end{array} $
Status Affected:	None
Encoding:	10 0kkk kkkk kkkk
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.
Words:	1
Cycles:	2
Example	HERE CALL THERE
	Before Instruction PC = Address HERE After Instruction

PC = Address THERE TOS = Address HERE+1

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Encoding:	00 0001 0000 0011
Description:	W register is cleared. Zero bit (Z) is set.
Words:	1
Cycles:	1
Example	CLRW
	Before Instruction $W = 0x5A$ After Instruction $W = 0x00$ $Z = 1$

CLRWDT	Clear Wa	tchdog	Timer		
Syntax:	[label]	[label] CLRWDT			
Operands:	None				
Operation:	00h → WDT 0 → WDT prescaler, 1 → \overline{TO} 1 → \overline{PD}				
Status Affected:	\overline{TO} , \overline{PD}				
Encoding:	00	0000	0110	0100	
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.				
Words:	1				
Cycles:	1				
Example	CLRWDT				
	After Inst	WDT cou ruction WDT cou WDT pres	nter =	? 0x00 0 1	
		PD	=	1	

DECF	Decrement f			
Syntax:	[label] DEC	F f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(f) - 1 \rightarrow (dest	t)		
Status Affected:	Z			
Encoding:	00 003	11 d:	fff	ffff
Description:	Decrement regiresult is stored is 1 the result is 'f'.	ster 'f'. I in the W stored b	f 'd' is (' registe back in	the er. If 'd' register
Words:	1			
Cycles:	1			
Example	DECF CN	т, 1		
	Before Instruct CNT Z After Instruction CNT Z	= = on	0x01 0 0x00 1	

COMF	Compler	nent f			
Syntax:	[label]	COMF	f,d		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			
Operation:	$(\bar{f}) \rightarrow (de)$	st)			
Status Affected:	Z				
Encoding:	00	1001	dff	f	ffff
Description:	The contection complement stored in V stored back	nted. If 'd' V. If 'd' is '	' is 0 t 1 the r	he re	esult is : is
Words:	1				
Cycles:	1				
Example	COMF	REG	31,0		
	After Inst	REG1	=	0x13 0x13 0xE0	

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0
Status Affected:	None
Encoding:	00 1011 dfff ffff
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE DECFSZ CNT, 1
	GOTO LOOP CONTINUE • • •
	Before Instruction PC = address HERE After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0, PC = address HERE+1

GOTO	Unconditional Branch			
Syntax:	[label] GOTO k			
Operands:	$0 \le k \le 2047$			
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>			
Status Affected:	None			
Encoding:	10 1kkk kkkk kkkk			
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.			
Words:	1			
Cycles:	2			
Example	GOTO THERE			
	After Instruction PC = Address THERE			

INCFSZ	Increment f, Skip if 0			
Syntax:	[label]	NCFSZ	f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	•		
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0			
Status Affected:	None			
Encoding:	00	1111	dfff	ffff
Description:	The contentincremented placed in the result is plass of the result which is alread NOP is exactly a two-cycle.	d. If 'd' is e W regi ced bacl is 0, the eady feto recuted	O the resu ster. If 'd' is in registe next instru shed, is dis instead ma	s 1 the er 'f'.
Words:	1			
Cycles:	1(2)			
Example	HERE	INCF		NT, 1
	CONTINU	GOTO E • •	LC	OP
	Before Ins	truction		
	After Instru CNT : if CNT= PC : if CNT≠	uction = CN = 0, = add	Iress HERE T + 1 Iress CONT Iress HERE	CINUE

INCF	Increment f		
Syntax:	[label] INCF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f) + 1 \rightarrow (dest)$		
Status Affected:	Z		
Encoding:	00 1010 dfff ffff		
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.		
Words:	1		
Cycles:	1		
Example	INCF CNT, 1		
	Before Instruction CNT = 0xFF Z = 0 After Instruction		
	CNT = 0x00		

IORLW	Inclusive OR Literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1000 kkkk kkkk
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	IORLW 0x35
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1

PIC16CE62X

IORWF	Inclusive	OR W	with	f	
Syntax:	[label]	IORWF	f,d		
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			
Operation:	(W) .OR.	$\text{(f)}\rightarrow\text{(d)}$	est)		
Status Affected:	Z				
Encoding:	00	0100	dfi	Ef	ffff
Description:	Inclusive (register 'f'. in the W re placed ba	If 'd' is 0 tegister. If	the re 'd' is 1	sult is I the i	placed
Words:	1				
Cycles:	1				
Example	IORWF		RESU	JLT,	0
	Before In	RESULT W	= =	0x13 0x91 0x13 0x93 1	.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \to (dest)$
Status Affected:	Z
Encoding:	00 1000 dfff ffff
Description:	The contents of register f is moved to a destination dependant upon the status of d. If $d=0$, destination is W register. If $d=1$, the destination is file register f itself. $d=1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVLW	Move Lit	eral to V	V	
Syntax:	[label]	MOVLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight register. Thas 0's.			
Words:	1			
Cycles:	1			
Example	MOVLW	0x5A		
	After Inst	ruction W =	0x5A	

MOVWF	Move W to f		
Syntax:	[label] MOVWF f		
Operands:	$0 \le f \le 127$		
Operation:	$(W) \rightarrow (f)$		
Status Affected:	None		
Encoding:	00 0000 lfff ffff		
Description:	Move data from W register to register 'f'.		
Words:	1		
Cycles:	1		
Example	MOVWF OPTION		
	Before Instruction OPTION = 0xFF W = 0x4F		
	After Instruction OPTION = 0x4F		

0x4F

NOP	No Oper	ation		
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	ation		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Example	NOP			

RETFIE	Return fr	rom Inte	rrupt	
Syntax:	[label]	RETFIE		
Operands:	None			
Operation:	$TOS \to F$ $1 \to GIE$	PC,		
Status Affected:	None			
Encoding:	0.0	0000	0000	1001
Description:	Return from and Top of the PC. Into setting Glouding GIE (INTC instruction	Stack (To errupts a bal Interr ON<7>).	OS) is load re enabled rupt Enable	led in by bit,
Words:	1			
Cycles:	2			
Example	RETFIE			
		rrupt PC = GIE =	TOS 1	

OPTION	Load Op	tion Reg	gister		
Syntax:	[label]	OPTION	1		
Operands:	None				
Operation:	$(W) \rightarrow O$	PTION			
Status Affected:	None				
Encoding:	0.0	0000	0110	0010	
Description:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.				
Words:	1				
Cycles:	1				
Example					
	To maintain upward compatibility with future PICmicro™ products, do not use this instruction.				

RETLW	Return w	ith Liter	al in W	
Syntax:	[label]	RETLW	k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to (W); \\ TOS \to P$	C		
Status Affected:	None			
Encoding:	11	01xx	kkkk	kkkk
Description:	The W regibit literal 'k loaded from return addinstruction	'. The pro m the top ress). This	gram cour	nter is ck (the
Words:	1			
Cycles:	2			
Example	• value	;of:	contains t fset value now has ta	2
TABLE	ADDWF PC RETLW k1 RETLW k2 • • RETLW kn	;Beg ;	= offset gin table nd of tabl	.e
	Before In:	struction		
	After Inst	W =	0x07	
		W =	value of k	8

RETURN	Return fi	Return from Subroutine			
Syntax:	[label]	RETUR	N		
Operands:	None				
Operation:	$TOS \to F$	C			
Status Affected:	None				
Encoding:	00	0000	0000	1000	
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.				
Words:	1				
Cycles:	2				
Example	RETURN				
	After Inte	rrupt PC =	TOS		

RRF	Rotate Right f	through Carry
Syntax:	[label] RRF	f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	See description	below
Status Affected:	С	
Encoding:	00 1100	dfff ffff
Description:	one bit to the righ Flag. If 'd' is 0 the	egister 'f' are rotated It through the Carry result is placed in d' is 1 the result is gister 'f'.
Words:	1	
Cycles:	1	
Example	RRF	REG1,0
	Before Instructi REG1 C After Instruction REG1 W C	= 1110 0110 = 0

RLF Rotate Left f through Carry Syntax: [label] RLF f,d Operands: $0 \le f \le 127$ $d \in [0,1]$ Operation: See description below Status Affected: С Encoding: 00 1101 dfff ffff The contents of register 'f' are rotated Description: one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'. Register f Words: Cycles: Example RLF REG1,0 Before Instruction REG1 1110 0110 С After Instruction REG1 1110 0110 W 1100 1100 1

SLEEP Syntax: **SLEEP** [label] Operands: None $00h \rightarrow WDT$, Operation: $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $0 \to \overline{PD}$ TO, PD Status Affected: 0000 0110 Encoding: 0011 The power-down status bit, \overline{PD} is Description: cleared. Time-out status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 10.8 for more details. Words: 1 Cycles: 1 Example: SLEEP

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[label] SUBLW k	Syntax:	[label] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k - (W) \rightarrow (W)$		d ∈ [0,1]
Status	C, DC, Z	Operation:	(f) - (W) \rightarrow (dest)
Affected:		Status	C, DC, Z
Encoding:	11 110x kkkk kkkk	Affected:	00 0010 1555 5555
Description:	The W register is subtracted (2's complement method) from the eight bit literal	Encoding:	00 0010 dfff ffff
	'k'. The result is placed in the W register.	Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the
Words:	1		result is stored in the W register. If 'd' is 1
Cycles:	1	Words:	the result is stored back in register 'f'. 1
Example 1:	SUBLW 0x02	Cycles:	1
	Before Instruction	Example 1:	SUBWF REG1,1
	W = 1	Liample 1.	Before Instruction
	C = ?		REG1 = 3
	After Instruction		W = 2
	W = 1 C = 1; result is posi-		C = ?
	tive		After Instruction
Example 2:	Before Instruction		REG1 = 1 W = 2
	W = 2		C = 1; result is positive
	C = ?	Example 2:	Before Instruction
	After Instruction		REG1 = 2
	W = 0 C = 1; result is zero		W = 2 C = ?
Example 3:	Before Instruction		After Instruction
	W = 3		REG1 = 0
	C = ?		W = 2
	After Instruction	F	C = 1; result is zero
	W = 0xFF C = 0; result is nega-	Example 3:	Before Instruction
	tive		REG1 = 1 W = 2
			C = ?
			After Instruction
			$ \begin{array}{rcl} REG1 & = & 0xFF \\ W & = & 2 \end{array} $
			W = 2 C = 0; result is negative

SWAPF	Swap Ni	bbles in	f	
Syntax:	[label]	SWAPF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	(f<3:0>) - (f<7:4>) -	`	, ,	
Status Affected:	None			
Encoding:	00	1110	dfff	ffff
Description:	The upper register 'f' the result is is 1 the res	are excha s placed i	nged. I n W reg	f 'd' is 0 jister. If 'd'
Words:	1			
Cycles:	1			
Example	SWAPF	REG,	0	
	Before In	struction		
		REG1	= (0xA5
	After Inst	ruction		
		REG1 W		OxA5 Ox5A

XORLW	Exclusive OR Literal with W				
Syntax:	[label] XORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .XOR. $k \rightarrow (W)$				
Status Affected:	Z				
Encoding:	11 1010 kkkk kkkk				
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.				
Words:	1				
Cycles:	1				
Example:	XORLW 0xAF				
	Before Instruction				
	W = 0xB5				
	After Instruction				
	W = 0x1A				

TRIS	Load TRIS Register
Syntax:	[label] TRIS f
Operands:	$5 \le f \le 7$
Operation:	$\text{(W)} \rightarrow \text{TRIS register f;}$
Status Affected:	None
Encoding:	00 0000 0110 Offf
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.
Words:	1
Cycles:	1
Example	
	To maintain upward compatibility with future PICmicro™ products, do not use this instruction.

XORWF	Exclusive	OR W	with f	
Syntax:	[label] X	ORWF	f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	•		
Operation:	(W) .XOR.	(f) \rightarrow (c	dest)	
Status Affected:	Z			
Encoding:	00	0110	dfff	ffff
Description:	Exclusive O W register w result is stor is 1 the resu 'f'.	vith regis	ter 'f'. I e W req	f 'd' is 0 the gister. If 'd'
Words:	1			
Cycles:	1			
Example	XORWF	REG	1	
	Before Inst	truction		
		REG W	=	0xAF 0xB5
	After Instru	uction		
		REG W	= =	0x1A 0xB5

12.0 DEVELOPMENT SUPPORT

12.1 <u>Development Tools</u>

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB™-ICE Real-Time In-Circuit Emulator
- ICEPIC™ Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH[®]–MP)
- KEELOQ[®] Evaluation Kits and Programmer

12.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed reange of the PICmicro MCU.

12.3 <u>ICEPIC: Low-Cost PICmicro™</u> <u>In-Circuit Emulator</u>

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium™ based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

12.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

12.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

12.6 <u>SIMICE Entry-Level Hardware</u> <u>Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB™-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro™ 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

12.7 <u>PICDEM-1 Low-Cost PICmicro</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

12.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

12.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

12.10 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

MPLAB allows you to:

- · Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

12.11 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all micro-controller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from MPLAB-ICE, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

12.12 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

12.13 MPLAB-C17 Compiler

The MPLAB-C17 Code Development System is a complete ANSI 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

12.14 <u>Fuzzy Logic Development System</u> (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's $fuzzyLAB^{TM}$ demonstration board for hands-on experience with fuzzy logic systems implementation.

12.15 <u>SEEVAL® Evaluation and Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

12.16 <u>KeeLoq® Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

DS40182B-page 81

	PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C7XX	24CXX 25CXX 93CXX	HCS200 HCS300 HCS301
MPLAB™-ICE ICEPIC™ Low-Cost In-Circuit Emulator	~	✓	✓	✓	~	~	✓	~	√	~		
ICEPIC™ Low-Cost In-Circuit Emulator			✓	✓	✓	✓	✓	✓				
MPLAB™ Integrated Development Environment	√	✓	√	√	√	✓	✓	√	√	√		
MPLAB™ C17* Compiler									✓	✓		
MPLAB™ C17* Compiler fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	√	√	√	√	√	✓	√	√	√			
Total Endurance™ Software Model											√	
PICSTART®Plus Low-Cost Universal Dev. Kit	√	√	✓	✓	✓	✓	√	✓	✓	✓		
Universal Dev. Kit PRO MATE® II Universal Programmer	✓	✓	✓	✓	✓	✓	√	√	√	√	√	✓
KEELOQ [®] Programmer												✓
SEEVAL [®] Designers Kit											✓	
SIMICE	✓		✓									
PICDEM-14A		✓										
PICDEM-14A PICDEM-1 PICDEM-2 PICDEM-3 KEEL 00®			✓	✓			✓		✓			
PICDEM-2 PICDEM-3					✓	✓		/				
KEELOQ® Evaluation Kit								*				✓
KEELOQ Transponder Kit												✓

NOTES:

13.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings †

Ambient Temperature under bias	40° to +125°C
Storage Temperature	65° to +150°C
Voltage on any pin with respect to Vss (except VDD and \$\overline{MCLR}\$)	0.6V to VDD +0.6V
Voltage on VDD with respect to Vss	0 to +7.0V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power Dissipation (Note 1)	1.0W
Maximum Current out of Vss pin	300 mA
Maximum Current into VDD pin	250 mA
Input Clamp Current, IiK (VI <0 or VI> VDD)	±20 mA
Output Clamp Current, IOK (VO <0 or VO>VDD)	±20 mA
Maximum Output Current sunk by any I/O pin	25 mA
Maximum Output Current sourced by any I/O pin	25 mA
Maximum Current sunk by PORTA and PORTB	200 mA
Maximum Current sourced by PORTA and PORTB	200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-\	VOH) \times IOH} + Σ (VOI \times IOL)

† **NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 13-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16CE62X-04	PIC16CE62X-20	PIC16CE62X/JW
RC	VDD: 3.0V to 5.5V IDD: 3.3 mA max. @5.5V IPD: 2.5 μA max. @4.0V, WDT DIS Freq: 4.0 MHz max.	VDD: 3.0V to 5.5V IDD: 1.8 mA typ. @5.5V IPD: 1.0 μA typ. @4.0V, WDT DIS Freq: 4.0 MHz max.	VDD: 3.0V to 5.5V IDD: 3.3 mA max. @5.5V IPD: 2.5 μA max. @4.0V, WDT DIS Freq: 4.0 MHz max.
ХТ	VDD: 3.0V to 5.5V IDD: 3.3 mA max. @5.5V IPD: 2.5 µA max. @4.0V, WDT DIS Freq: 4.0 MHz max.	VDD: 3.0V to 5.5V IDD: 1.8 mA typ. @5.5V IPD: 1.0 μA typ. @4.0V, WDT DIS Freq: 4.0 MHz max.	VDD: 3.0V to 5.5V IDD: 3.3 mA max. @5.5V IPD: 2.5 μA max. @4.0V, WDT DIS Freq: 4.0 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 3.0 mA typ. @5.5V IPD: 1.0 μA typ. @4.0V, WDT DIS Freq: 4.0 MHz max.	VDD: 4.5V to 5.5V IDD: 7.5 mA max. @5.5V IPD: 2.5 μA max. @4.0V, WDT DIS Freq: 20 MHz max.	VDD: 4.5V to 5.5V IDD: 7.5 mA max. @5.5V IPD: 2.5 μA max. @4.0V, WDT DIS Freq: 20 MHz max.
LP	VDD: 3.0V to 5.5V IDD: 70 μA max. @32 kHz, 3.0V, WDT DIS IPD: 2.5 μA max. @4.0 V, WDT DIS Freq: 200 kHz max.	N/A	VDD: 3.0V to 5.5V IDD: 70 μA max. @32 kHz, 3.0V, WDT DIS IPD: 2.5 μA max. @4.0V, WDT DIS Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

13.1 DC CHARACTERISTICS:

PIC16CE62X-04 (Commercial, Industrial, Extended) PIC16CE62X-20 (Commercial, Industrial, Extended)

		Standard Operating Conditions (unless otherwise stated)							
		Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and							
		0° C \leq TA \leq +70 $^{\circ}$ C for commercial and							
		−40°C	≤ Ta ≤ +	125°C fc	or exter	nded			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D001 D001A	VDD	Supply Voltage	3.0 4.5	-	5.5 5.5	V V	XT, RC and LP osc configuration HS osc configuration		
D002	VDR	RAM Data Retention Voltage (Note 1)	_	1.5*	_	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure Power-on Reset	_	Vss	_	V	See section on power-on reset for details		
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	-	-	V/ms	See section on power-on reset for details		
D005 D005A	VBOR	Brown-out Reset Voltage	3.7 3.7	4.0 4.0	4.3 4.4	V	BOREN configuration bit is cleared (Automotive)		
D010	IDD	Supply Current (Note 2)	-	1.8	3.3	mA	XT and RC osc configuration Fosc = 4 MHz, VDD = 5.5V, WDT disabled (Note 4)		
D010A			_	35	70	μΑ	LP osc configuration, PIC16CE62X-04 only Fosc = 32 kHz, VDD = 4.0V, WDT dis- abled		
D013			_	3.0	7.5	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V, WDT disabled		
D021	IPD	Power Down Current (Note 3)	_	1.0	2.5 15	μA μA	VDD=4.0V, WDT disabled (125°C)		
D022	Δlwdt	WDT Current (Note 5)	_	6.0	20 25	μA μA	VDD = 4.0V (125°C)		
D022A	$\Delta IBOR$	Brown-out Reset Current (Note 5)	_	75	150	μА	BOR enabled, VDD = 5.0V		
D023	ΔΙCOMP	Comparator Current for each Comparator (Note 5)	_	60	100	μΑ	VDD = 4.0V		
D023A	Δ IVREF	VREF Current (Note 5)	_	90	200	μΑ	VDD = 4.0V		
	ΔIEE Write	Operating Current	_		3	mA	Vcc = 5.5V, SCL = 400 kHz		
	∆IEE Read	Operating Current	_		1	mA			
	ΔIEE ΔIEE	Standby Current Standby Current	_		30 100	μA μA	VCC = 3.0V, EE VDD = VCC VCC = 3.0V, EE VDD = VCC		

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in $k\Omega$.
- 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

13.2 DC CHARACTERISTICS: PIC16CE62X-04 (Commercial, Industrial, Extended) PIC16CE62X-20 (Commercial, Industrial, Extended)

		Standard Operating Condition	ne lunlace	other	wise state	۱۹/					
		Standard Operating Conditions (unless otherwise stated) Operating temperature -40° C \leq TA \leq +85 $^{\circ}$ C for industrial and									
		0° C \leq TA \leq +70° C for commercial and									
		-40°C			for extende		·· ·				
		Operating voltage VDD range a					-1 and Table 13-2				
Parm	Sym	Characteristic	Min	Typ†	Max	Unit	Conditions				
No.											
	VIL	Input Low Voltage									
		I/O ports									
D030		with TTL buffer	Vss	-	0.8V	V	$VDD = 4.5V \text{ to } 5.5V, \text{ Otherwise}^{(4)}$				
D030A					0.15VDD		, , , , , , , , , , , , , , , , , , , ,				
D031		with Schmitt Trigger input	Vss		0.2Vdd	V	For entire VDD range				
D032		MCLR, RA4/T0CKI,OSC1 (in	Vss	-	0.2Vdd	V	Note1				
		RC mode)									
		OSC1 (in XT and HS)	Vss	-	0.3Vdd	V					
D033		OSC1 (in LP)			0.6VDD -						
					1.0						
	VIH	Input High Voltage									
		I/O ports		-							
D040		with TTL buffer	2.0V	-	VDD	V	$VDD = 4.5V$ to 5.5V, Otherwise $^{(4)}$				
D040A			0.25VDD +		VDD						
			V8.0								
D041		with Schmitt Trigger input	0.8VDD		VDD		For entire VDD range				
D042		MCLR RA4/T0CKI	0.8VDD	-	VDD	V					
D042A		OSC1 (XT, HS and LP)	0.7VDD	-	VDD	V					
D043	1	OSC1 (in RC mode)	0.9VDD	000	400		Note1				
D070	IPURB	PORTB weak pull-up current	50	200	400	μΑ	VDD = 5.0V, VPIN = VSS				
	1	Input Leakage Current									
D060	lıL	(Notes 2, 3) I/O ports (Except PORTA)			±1.0		VSS ≤ VPIN ≤ VDD, pin at hi-impedance				
D060A		PORTA			±0.5	1 *	$VSS \le VPIN \le VDD$, pin at hi-impedance $VSS \le VPIN \le VDD$, pin at hi-impedance				
D060B		RA4/T0CKI	-	-	±0.5 ±1.0	1 *	Vss ≤ VPIN ≤ VDD, pin at ni-impedance Vss ≤ VPIN ≤ VDD				
		OSC1, MCLR	-	-		l .					
D061		OSC1, WICLK	-	-	±5.0	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration				
	Voi	Output Low Voltage					comgaration				
D080	VOL	I/O ports	_	_	0.6	V	IOL=8.5 mA, VDD=4.5V, -40° to +85°C				
D080A			_	_	0.6	ľ	IOL=7.0 mA, VDD=4.5V, +125°C				
D083		OSC2/CLKOUT (RC only)	_		0.6	V	IOL=1.6 mA, VDD=4.5V, -40° to +85°C				
5003		(IXO OIIIy)	-	_	0.6	V	IOL=1.2 mA, VDD=4.5V, +125°C				
	Vон	Output High Voltage (Note 3)			0.0	\ \ \	102-112 11111, 100-1101, 1120 0				
D090	• • • • •	I/O ports (Except RA4)	VDD-0.7	_	_	V	 IOH=-3.0 mA, VDD=4.5V, -40° to +85°C				
D090A		c porto (Excopertori)	VDD-0.7	-	_	V	IOH=-2.5 mA,				
2000/1						"	VDD=4.5V, +125°C				
D092		OSC2/CLKOUT (RC only)	VDD-0.7	-	-	V	IOH=-1.3 mA, VDD=4.5V, -40° to +85°C				

These parameters are characterized but not tested.

VDD-0.7

IOH=-1.0 mA, VDD=4.5V, +125°C

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16CE62X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as coming out of the pin.

13.2 DC CHARACTERISTICS:

PIC16CE62X-04 (Commercial, Industrial, Extended)
PIC16CE62X-20 (Commercial, Industrial, Extended) (Cont.)

		Standard Operating Conditio	Standard Operating Conditions (unless otherwise stated)						
		Operating temperature -40°C	Dperating temperature −40°C ≤ TA ≤ +85°C for industrial and						
		0°C	$\leq TA \leq +7$	70°C fo	or commerc	cial a	nd		
		-40°C	$\leq TA \leq +$	125°C	for extende	ed			
		Operating voltage VDD range a	as describe	d in D	C spec Tab	le 13	-1 and Table 13-2		
Parm	Sym	Characteristic	Min	Typ†	Max	Unit	Conditions		
No.									
D150	Vod	Open-Drain High Voltage			10*	V	RA4 pin		
		Capacitive Loading Specs							
		on Output Pins							
D100	Cosc	OSC2 pin			15	pF	In XT, HS and LP modes when external		
	2						clock used to drive OSC1.		
D101	Cio	All I/O pins/OSC2 (in RC			50	pF			
		mode)							

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16CE62X be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as coming out of the pin.

13.3 DC CHARACTERISTICS: PIC16LCE62X-04 (Commercial, Industrial)

	1	Standard Operating Conditions (unless otherwise stated)						
		Operating temperature						
		0°C					nd	
			≤ TA ≤ +	125°C to	or exter			
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
D001 D001A	VDD	Supply Voltage	3.0 2.5	-	6.0 6.0	V	XT and RC osc configuration LP osc configuration	
D002	VDR	RAM Data Retention Voltage (Note 1)	-	1.5*	-	V	Device in SLEEP mode	
D003	VPOR	VDD start voltage to ensure Power-on Reset	_	Vss	_	V	See section on power-on reset for details	
D004	SVDD	VDD rise rate to ensure Power-on Reset	.05*	_	_	V/ms	See section on power-on reset for details	
D005	VBOR	Brown-out Reset Voltage	3.7	4.0	4.3	V	BOREN configuration bit is cleared	
D010 D010A	IDD	Supply Current (Note 2)	-	TBD	TBD	mA μA	XT and RC osc configuration Fosc = 2.0 MHz, VDD = 3.0V, WDT disabled (Note 4) LP osc configuration, Fosc = 32 kHz, VDD = 3.0V, WDT disabled	
D020	IPD	Power Down Current (Note 3)	_	TBD	TBD	μΑ	VDD=3.0V, WDT disabled	
D023	ΔIWDT ΔIBOR	WDT Current (Note 5) Brown-out Reset Current (Note 5) Comparator Current for each	_	TBD TBD	TBD TBD	μA μA μA	$VDD = 3.0V$ \overline{BOR} enabled, $VDD = 5.0V$ $VDD = 3.0V$	
		Comparator (Note 5)	_					
	ΔIVREF	VREF Current (Note 5)	_		TBD	μΑ	VDD = 3.0V	
	ΔIEE Write	Operating Current	_		3	mA mA	Vcc = 5.5V, SCL = 400 kHz	
	Alee Read	Operating Current Standby Current			30	μA	Vcc = 3.0V, EE VDD = Vcc	
	ΔΙΕΕ	Standby Current	_		100	μΑ	VCC = 3.0V, EE VDD = VCC	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD or Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in $k\Omega$.
 - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

13.4 DC CHARACTERISTICS: PIC16LCE62X (Commercial, Industrial)

	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and										
		Operating temperature -40°C									
		0°C ≤ TA ≤ +70°C for commercial and -40°C ≤ TA ≤ +125°C for extended									
		Operating voltage VDD range as described in DC spec Table 13-1 and Table 13-2									
Parm	Sym	Characteristic Min Typ† Max Unit Conditions									
No.	O y	The state of the s									
	VIL	Input Low Voltage									
		I/O ports									
D030		with TTL buffer	Vss	_	0.8V	V	VDD = 4.5V to 5.5V , Otherwise				
D030A					0.15VDD	•					
D031		with Schmitt Trigger input	Vss		0.2Vdd	V					
D032		MCLR, RA4/T0CKI,OSC1 (in	Vss	-	0.2Vdd	V	Note1				
		RC mode)									
		OSC1 (in XT and HS)	Vss	-	0.3Vdd	V					
D033		OSC1 (in LP)	Vss	-	0.6VDD -						
					1.0						
	VIH	Input High Voltage									
		I/O ports		-	.,	١.,	.,				
D040		with TTL buffer	2.0V	-	VDD	V	VDD = 4.5V to 5.5V, Otherwise				
D040A			0.25VDD + 0.8V		VDD						
D041		with Schmitt Trigger input	0.8V 0.8VDD		VDD						
D041		MCLR RA4/T0CKI	0.8VDD	_	VDD	V					
D042A		OSC1 (XT, HS and LP)	0.0VDD 0.7VDD		VDD	ľ					
D0427		OSC1 (in RC mode)	0.7 VDD 0.9VDD		V DD	'	Note1				
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS				
	lıL	Input Leakage Current				<u> </u>	,				
		(Notes 2, 3)									
D060		I/O ports (Except PORTA)			±1.0		Vss ≤ Vpin ≤ Vdd, pin at hi-impedance				
D060A		PORTA	-	-	±0.5		Vss ≤ VPIN ≤ VDD, pin at hi-impedance				
D060B		RA4/T0CKI	-	-	±1.0	μΑ	Vss ≤ Vpin ≤ Vdd				
D061		OSC1, MCLR	-	-	±5.0	μΑ	' '				
							configuration				
	Vol	Output Low Voltage				١,,					
D080		I/O ports	-	-	0.6		IOL=8.5 mA, VDD=4.5V, -40° to +85°C				
D080A		0000/01 KOLIT (DO	-	-	0.6	1	IOL=7.0 mA, VDD=4.5V, +125°C				
D083		OSC2/CLKOUT (RC only)	-	-	0.6		IOL=1.6 mA, VDD=4.5V, -40° to +85°C				
	1/011	Output High Valtage (Nata 2)	-	-	0.6	V	IOL=1.2 mA, VDD=4.5V, +125°C				
D090	VOH	Output High Voltage (Note 3) I/O ports (Except RA4)	VDD-0.7			V	10U_ 3.0 m/ \/DD_4.5\/ \ 40° +2 +95°C				
		Ports (Except RA4)	VDD-0.7 VDD-0.7	_	_		IOH=-3.0 mA, VDD=4.5V, -40° to +85°C IOH=-2.5 mA, VDD=4.5V, +125°C				
D090A D092		OSC2/CLKOUT (RC only)	VDD-0.7 VDD-0.7	_	-	V	IOH=-1.3 mA, VDD=4.5V, -40° to +85°C				
0092		CGCZ/CLROOT (RC Offig)	VDD-0.7 VDD-0.7	_	_	V	IOH=-1.0 mA, VDD=4.5V, +125°C				
D150	Von	Open-Drain High Voltage	V DD-0.1	_	10*	V	RA4 pin, PIC16CE62X				
טטו ט	V OD	Open-Diam riigii voitage			10	v	INAT PIII, FIOTOCEUZA				

^{*} These parameters are characterized but not tested.

3: Negative current is defined as coming out of the pin.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16CE62X be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

13.4 DC CHARACTERISTICS: PIC16LCE62X (Commercial, Industrial) (Cont.)

		Standard Operating Conditions (unless otherwise stated)							
		Operating temperature -40°C	Operating temperature −40°C ≤ TA ≤ +85°C for industrial and						
		0°C	$\leq TA \leq +7$	70°C f	or commerc	cial a	nd		
		-40°C	$\leq TA \leq +$	125°C	for extende	ed			
		Operating voltage VDD range a	as describe	d in D	C spec Tab	le 13	-1 and Table 13-2		
Parm	Sym	Characteristic	Characteristic Min Typ† Max Unit Conditions						
No.				•••					
		Capacitive Loading Specs on Output Pins							
D100	Cosca	OSC2 pin			15	pF	In XT, HS and LP modes when extern clock used to drive OSC1.		
D101	Cio	All I/O pins/OSC2 (in RC mode)			50	pF			

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16CE62X be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as coming out of the pin.

TABLE 13-2: COMPARATOR SPECIFICATIONS

Operating Conditions: Vdd range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 13-1.

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D300	Input offset voltage	Vioff		± 5.0	± 10	mV	
D301	Input common mode voltage	VICM	0		VDD - 1.5	V	
D302	CMRR	CMRR	+55*			db	
300	Response Time ⁽¹⁾	TRESP		150*	400*	ns	PIC16CE62X
301	Comparator Mode Change to Output Valid	TMC2OV			10*	μs	

^{*} These parameters are characterized but not tested.

TABLE 13-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: Vdd range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 13-1.

Param No.	Characteristics	Sym	Min	Тур	Max	Units	Comments
D310	Resolution	VRES	VDD/24		VDD/32	LSB	
D311	Absolute Accuracy	VRAA			<u>+</u> 1/4 <u>+</u> 1/2	LSB LSB	Low Range (VRR=1) High Range (VRR=0)
D312	Unit Resistor Value (R)	VRur		2K*		Ω	Figure 9-2
310	Settling Time ⁽¹⁾	TSET			10*	μs	

^{*} These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

Note 1: Response time measured with one comparator input at (V_{DD} - 1.5)/2 while the other input transitions from V_{SS} to V_{DD}.

13.5 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т			
F	Frequency	Т Т	Time
		-	


Lowercase subscripts (pp) and their meanings:

Lowerdas	e subscripts (pp) and their meanings.		
рр			
ck	CLKOUT	osc	OSC1
io	I/O port	t0	T0CKI
mc	MCLR		

Uppercase letters and their meanings:

S			
F	Fall	P	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-Impedance

FIGURE 13-1: LOAD CONDITIONS



13.6 <u>Timing Diagrams and Specifications</u>

FIGURE 13-2: EXTERNAL CLOCK TIMING




TABLE 13-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode, VDD=5.0V
		(Note 1)	DC	_	20	MHz	HS osc mode
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode, VDD=5.0V
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	20	MHz	HS osc mode
			DC	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	50	_	_	ns	HS osc mode
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			50	_	1,000	ns	HS osc mode
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy=Fosc/4
3*	TosL,	External Clock in (OSC1) High or	100*	_	_	ns	XT oscillator, Tosc L/H duty cycle
	TosH	Low Time	2*	_	_	μs	LP oscillator, Tosc L/H duty cycle
			20*	_	_	ns	HS oscillator, Tosc L/H duty
							cycle
4*	TosR,	External Clock in (OSC1) Rise or	25*	–	_	ns	XT oscillator
	TosF	Fall Time	50*	—	_	ns	LP oscillator
			15*		_	ns	HS oscillator

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-3: CLKOUT AND I/O TIMING




TABLE 13-5: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter #	Sym	Characteristic	Min	Typ†	Max	Units
10*	TosH2ckL	OSC1↑ to CLKOUT↓ (1)	_	75	200	ns
11*	TosH2ckH	OSC1↑ to CLKOUT↑ (1)	_	75	200	ns
12*	TckR	CLKOUT rise time (1)	_	35	100	ns
13*	TckF	CLKOUT fall time (1)	_	35	100	ns
14*	TckL2ioV	CLKOUT ↓ to Port out valid (1)	_	_	20	ns
15*	TioV2ckH	Port in valid before CLKOUT ↑ (1)	Tosc +200 ns	_	_	ns
16*	TckH2ioI	Port in hold after CLKOUT ↑ (1)	0	_	_	ns
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	_	50	150	ns
18*	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	100	_	_	ns
19*	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	_	_	ns
20*	TioR	Port output rise time	_	10	40	ns
21*	TioF	Port output fall time		10	40	ns
22*	Tinp	RB0/INT pin high or low time	25			ns
23	Trbp	RB<7:4> change interrupt high or low time	Tcy	_	_	ns

^{*} These parameters are characterized but not tested

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc

FIGURE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 13-5: BROWN-OUT RESETTIMING




TABLE 13-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000	_	_	ns	-40° to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	$VDD = 5.0V, -40^{\circ} \text{ to } +85^{\circ}C$
34	Tıoz	I/O hi-impedance from MCLR low		_	2.0	μs	
35	TBOR	Brown-out Reset Pulse Width	100*	_	_	μs	$3.7V \le VDD \le 4.3V$

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-6: TIMERO CLOCK TIMING




TABLE 13-7: TIMERO CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period		Tcy + 40* N	_		ns	N = prescale value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

13.7 **EEPROM Timing**

FIGURE 13-7: BUS TIMING DATA




TABLE 13-8: AC CHARACTERISTICS


Parameter	Symbol	STANE		Vcc = 4.5 FAST N		Units	Remarks	
		Min.	Max.	Min.	Max.			
Clock frequency	FCLK	_	100	_	400	kHz		
Clock high time	THIGH	4000	_	600	_	ns		
Clock low time	TLOW	4700	_	1300	_	ns		
SDA and SCL rise time	TR	_	1000	_	300	ns	(Note 1)	
SDA and SCL fall time	TF	_	300	_	300	ns	(Note 1)	
START condition hold time	THD:STA	4000	_	600	_	ns	After this period the first clock pulse is generated	
START condition setup time	Tsu:sta	4700	_	600	_	ns	Only relevant for repeated START condition	
Data input hold time	THD:DAT	0	_	0	_	ns	(Note 2)	
Data input setup time	TSU:DAT	250	_	100	_	ns		
STOP condition setup time	Tsu:sto	4000	_	600	_	ns		
Output valid from clock	TAA	_	3500	_	900	ns	(Note 2)	
Bus free time	TBUF	4700	_	1300	_	ns	Time the bus must be free before a new transmission can start	
Output fall time from VIH minimum to VIL maximum	Tof	_	250	20 +0.1 CB	250	ns	(Note 1), CB ≤ 100 pF	
Input filter spike suppression (SDA and SCL pins)	Tsp	_	50	_	50	ns	(Note 3)	
Write cycle time	Twr	_	10	_	10	ms	Byte or Page mode	
Endurance	_	10M 1M	_	10M 1M	_	cycles	25°C, Vcc = 5.0V, Block Mode (Note 4)	

- Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
 - 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
 - 3: The combined TsP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
 - 4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our website.

NOTES:

14.0 PACKAGING INFORMATION


Package Type: K04-010 18-Lead Ceramic Dual In-line with Window (JW) - 300 mil



Units			INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
PCB Row Spacing			0.300			7.62		
Number of Pins	n		18			18		
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59	
Lower Lead Width	В	0.016	0.019	0.021	0.41	0.47	0.53	
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52	
Shoulder Radius	R	0.010	0.013	0.015	0.25	0.32	0.38	
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30	
Top to Seating Plane	Α	0.175	0.183	0.190	4.45	4.64	4.83	
Top of Lead to Seating Plane	A1	0.091	0.111	0.131	2.31	2.82	3.33	
Base to Seating Plane	A2	0.015	0.023	0.030	0.00	0.57	0.76	
Tip to Seating Plane	L	0.125	0.138	0.150	3.18	3.49	3.81	
Package Length	D	0.880	0.900	0.920	22.35	22.86	23.37	
Package Width	E	0.285	0.298	0.310	7.24	7.56	7.87	
Radius to Radius Width	E1	0.255	0.270	0.285	6.48	6.86	7.24	
Overall Row Spacing	eВ	0.345	0.385	0.425	8.76	9.78	10.80	
Window Width	W1	0.130	0.140	0.150	0.13	0.14	0.15	
Window Length	W2	0.190	0.200	0.210	0.19	0.2	0.21	

^{*} Controlling Parameter.

Package Type: K04-007 18-Lead Plastic Dual In-line (P) - 300 mil




Units			INCHES*		М	S	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		18			18	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.013	0.018	0.023	0.33	0.46	0.58
Upper Lead Width	B1 [†]	0.055	0.060	0.065	1.40	1.52	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.010	0.015	0.13	0.25	0.38
Top to Seating Plane	Α	0.110	0.155	0.155	2.79	3.94	3.94
Top of Lead to Seating Plane	A1	0.075	0.095	0.115	1.91	2.41	2.92
Base to Seating Plane	A2	0.000	0.020	0.020	0.00	0.51	0.51
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D [‡]	0.890	0.895	0.900	22.61	22.73	22.86
Molded Package Width	E [‡]	0.245	0.255	0.265	6.22	6.48	6.73
Radius to Radius Width	E1	0.230	0.250	0.270	5.84	6.35	6.86
Overall Row Spacing	eВ	0.310	0.349	0.387	7.87	8.85	9.83
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-072 20-Lead Plastic Shrink Small Outine (SS) - 5.30 mm




Units			INCHES		М	MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Pitch	р		0.026			0.65		
Number of Pins	n		20			20		
Overall Pack. Height	Α	0.068	0.073	0.078	1.73	1.86	1.99	
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17	
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21	
Molded Package Length	D [‡]	0.278	0.283	0.289	7.07	7.20	7.33	
Molded Package Width	E [‡]	0.205	0.208	0.212	5.20	5.29	5.38	
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90	
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25	
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25	
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64	
Foot Angle	φ	0	4	8	0	4	8	
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25	
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.22	
Lower Lead Width	Β [†]	0.010	0.012	0.015	0.25	0.32	0.38	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

^{*} Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-051 18-Lead Plastic Small Outline (SO) - Wide, 300 mil



Units			INCHES*		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Pitch	р		0.050			1.27		
Number of Pins	n		18			18		
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64	
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73	
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28	
Molded Package Length	D [‡]	0.450	0.456	0.462	11.43	11.58	11.73	
Molded Package Width	E [‡]	0.292	0.296	0.299	7.42	7.51	7.59	
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64	
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74	
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25	
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25	
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53	
Foot Angle	φ	0	4	8	0	4	8	
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51	
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30	
Lower Lead Width	B [†]	0.014	0.017	0.019	0.36	0.42	0.48	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

^{*} Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

14.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC (.300")



18-Lead CERDIP Windowed



20-Lead SSOP




Example



Example



Example



Example



Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last 2 digits of calendar year)
BB	Week code (week of January 1 is week '01')
С	Facility code of the plant at which wafer is manufactured
	O = Outside Vendor
	C = 5" Line
	S = 6" Line
	H = 8" Line
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

NOTES:

APPENDIX A: CODE FOR ACCESSING EEPROM DATA MEMORY

To be determined. Please check our web site at www.microchip.com for code availability.

NOTES:

INDEX		Instruction Set	
A		ADDLW	_
ADDLW Instruction	67	ADDWF	
ADDW Instruction		ANDLW	
ANDLW Instruction		ANDWF	-
ANDWF Instruction	-	BCF	
Architectural Overview		BSF	-
Assembler	/	BTFSC	-
MPASM Assembler	70	BTFSS	
_	7 3	CALL	
В		CLRF	
BCF Instruction	68	CLRW	
Block Diagram		CLRWDT	
TIMER0		COMF	
TMR0/WDT PRESCALER		DECF	
Brown-Out Detect (BOD)		DECFSZ	
BSF Instruction		GOTO	
BTFSC Instruction		INCF	
BTFSS Instruction	69	INCFSZ	
C		IORLW	
CALL Instruction	69	IORWF	
Clocking Scheme/Instruction Cycle		MOVF	
CLRF Instruction		MOVLW MOVWF	
CLRW Instruction		NOP	
CLRWDT Instruction		OPTION	
CMCON Register	-		
Code Protection		RETFIE RETLW	
COMF Instruction	70	RETURN	
Comparator Configuration		RLF	
Comparator Interrupts		RRF	
Comparator Module		SLEEP	
Comparator Operation		SUBLW	
Comparator Reference		SUBWF	
Configuration Bits		SWAPF	
Configuring the Voltage Reference		TRIS	
Crystal Operation		XORLW	
D		XORWF	
_	40	Instruction Set Summary	
Data Memory Organization		INT Interrupt	
DECFS Instruction		INTCON Register	
Development Support		Interrupts	
		IORLW Instruction	
Development Tools	/ /	IORWF Instruction	
E		K	
EEPROM Peripheral Operation	29		
Errata	2	KeeLoq® Evaluation and Programming Tools	80
External Crystal Oscillator Circuit	52	M	
F		MOVF Instruction	72
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	70	MOVLW Instruction	
	1 3	MOVWF Instruction	
G		MPLAB Integrated Development Environment Software	
General purpose Register File	12	N	
GOTO Instruction	71		
I		NOP Instruction	73
I/O Ports	23	0	
I/O Programming Considerations		One-Time-Programmable (OTP) Devices	<u>F</u>
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator		OPTION Instruction	
ID Locations		OPTION Register	
INCF Instruction		Oscillator Configurations	
INCFSZ Instruction		Oscillator Start-up Timer (OST)	
In-Circuit Serial Programming		P	
Indirect Addressing, INDF and FSR Registers		•	400
Instruction Flow/Pipelining		Package Marking Information	
	10	Packaging Information	
		PCL and PCLATH	
		PCON Register	19

PICDEM-1 Low-Cost PICmicro Demo Board			
PICDEM-2 Low-Cost PIC16CXX Demo Board			
PICDEM-3 Low-Cost PIC16CXXX Demo Board			
PICSTART® Plus Entry Level Development System	. 77		
PIE1 Register1			
Pinout Description			
PIR1 Register			
Port RB Interrupt			
PORTA	. 23		
PORTB			
Power Control/Status Register (PCON)			
Power-Down Mode (SLEEP)	. 63		
Power-On Reset (POR)			
Power-up Timer (PWRT)			
Prescaler			
PRO MATE® II Universal Programmer			
Program Memory Organization	. 11		
Q			
Quick-Turnaround-Production (QTP) Devices	5		
	5		
R			
RC Oscillator	. 52		
Reset			
RETFIE Instruction	. 73		
RETLW Instruction			
RETURN Instruction			
RLF Instruction			
RRF Instruction	. 74		
S			
SEEVAL® Evaluation and Programming System	79		
Serialized Quick-Turnaround-Production (SQTP) Devices			
SLEEP Instruction			
Software Simulator (MPLAB-SIM)	. 79		
Software Simulator (MPLAB-SIM)			
Special Features of the CPU	. 49		
Special Features of the CPU	. 49 . 14		
Special Features of the CPU	. 49 . 14 . 20		
Special Features of the CPU	. 49 . 14 . 20 . 15		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction	. 49 . 14 . 20 . 15 . 75		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction	. 49 . 14 . 20 . 15 . 75		
Special Features of the CPU Special Function Registers Stack Status Register. SUBLW Instruction. SUBWF Instruction. SWAPF Instruction.	. 49 . 14 . 20 . 15 . 75		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction T	. 49 . 14 . 20 . 15 . 75		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction T Timer0	. 49 . 14 . 20 . 15 . 75 . 76		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0	. 49 . 14 . 20 . 15 . 75 . 76		
Special Features of the CPU Special Function Registers Stack Status Register. SUBLW Instruction. SUBWF Instruction. T Timer0 TIMER0. TIMER0 (TMR0) Interrupt	. 49 . 14 . 20 . 15 . 75 . 75 . 76		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module	. 49 . 14 . 20 . 15 . 75 . 76 . 35 . 35		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock	. 49 . 14 . 20 . 15 . 75 . 76 . 35 . 35		
Special Features of the CPU Special Function Registers Stack Status Register. SUBLW Instruction. SUBWF Instruction. T T Timer0 TIMER0. TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock. Timer1	. 49 . 14 . 20 . 15 . 75 . 76 . 35 . 35 . 35		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 35		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications	. 49 . 14 . 20 . 15 . 75 . 76 . 35 . 35 . 37		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt	. 49 . 14 . 20 . 15 . 75 . 76 . 35 . 35 . 37 . 39 . 93		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction	. 49 . 14 . 20 . 15 . 75 . 76 . 35 . 35 . 37 . 39 . 93 . 60		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 76		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 76		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 76		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 35 . 37 . 39 . 93 . 60 . 23		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction T Timer0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 23 . 26		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction T Timer0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction TRISA TRISB	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 23 . 26		
Special Features of the CPU Special Function Registers Stack Status Register. SUBLW Instruction. SUBWF Instruction. SWAPF Instruction. T Timer0 TIMER0. TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module. TMR0 with External Clock. Timer1 Switching Prescaler Assignment. Timing Diagrams and Specifications TMR0 Interrupt TRIS Instruction TRISA. TRISB. V Voltage Reference Module. VRCON Register.	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 23 . 26		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction T Timer0 TIMER0 TIMER0 (TMR0) Interrupt TIMER0 (TMR0) Module TMR0 with External Clock Timer1 Switching Prescaler Assignment. Timing Diagrams and Specifications. TMR0 Interrupt. TRIS Instruction TRISA TRISB V Voltage Reference Module VRCON Register W Watchdog Timer (WDT)	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 23 . 26		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction TIMERO TIMERO TIMERO TIMERO (TMRO) Interrupt TIMERO (TMRO) Module TMRO with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMRO Interrupt TRIS Instruction TRISA TRISB V Voltage Reference Module VRCON Register W Watchdog Timer (WDT) WWW, On-Line Support	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 60 . 23 . 26		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction TIMERO TIMERO TIMERO TIMERO (TMRO) Interrupt TIMERO (TMRO) Module TMRO with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMRO Interrupt TRIS Instruction TRISA TRISB V Voltage Reference Module VRCON Register W Watchdog Timer (WDT) WWW, On-Line Support X	. 49 . 14 . 20 . 15 . 75 . 35 . 35 . 37 . 39 . 93 . 26 . 47 . 47		
Special Features of the CPU Special Function Registers Stack Status Register SUBLW Instruction SUBWF Instruction SWAPF Instruction TIMERO TIMERO TIMERO TIMERO (TMRO) Interrupt TIMERO (TMRO) Module TMRO with External Clock Timer1 Switching Prescaler Assignment Timing Diagrams and Specifications TMRO Interrupt TRIS Instruction TRISA TRISB V Voltage Reference Module VRCON Register W Watchdog Timer (WDT) WWW, On-Line Support	. 49 . 14 . 20 . 15 . 75 . 75 . 35 . 35 . 37 . 39 . 93 . 26 . 23 . 26		

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

980106

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

IO: RE:	roominati r abilationo managor	Total Pages Sent	
Fror	City / State / ZIP / Country		
	plication (optional):		
Wou	ould you like a reply?YN		
Dev	vice: PIC16CE62X Literature No	umber: DS40182B	
Que	estions:		
1.	What are the best features of this document?		
2.	How does this document meet your hardware and software development needs?		
2			
3.	Do you find the organization of this data sheet easy to follow? If not, why?		
4.	What additions to the data sheet do you think	would enhance the structure and subject?	
5.	What deletions from the data sheet could be r	nade without affecting the overall usefulness?	
6.	Is there any incorrect or misleading informatio	n (what and where)?	
_			
7.	ow would you improve this document?		
0	How would you improve our coffuers, eveterm	a and ciliaan producto?	
8.	How would you improve our software, systems	s, and sillout products!	

PIC16CE62X PRODUCT IDENTIFICATION SYSTEM

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.



^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office.
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway. Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Microchip Technology Inc. 42705 Grand River, Suite 201 Novi, MI 48375-1727 Tel: 248-374-1888 Fax: 248-374-2874

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Microchip Asia Pacific

Hong Kong

RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-689 9939 Fax: 39-39-6899883

7/7/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro™ 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).

All rights reserved. © 1998, Microchip Technology Incorporated, USA. 8/98 Printed on recycled paper.



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchips products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.